Versatile FPGA IP Handing, Creation, and Packaging

Versatile FPGA IP Handing, Creation, and Packaging

Joe Mallet, Synopsys 7/21/2016 02:00 PM EDT The IEEE has ratified the 1735-2014 IEEE Recommended Practice for Encryption and Management of Electronic Design Intellectual Property specification. Many companies are under pressure to deliver products to market faster so as to achieve the longest time in the market. This has led companies designing complex FPGAs to move increasingly toward licensing IP cores for the majority of the building blocks forming their designs, as opposed to creating their own custom versions in-house. The increased use of third-party IP to help accelerate schedules is creating challenges for FPGA designers as they now find themselves needing an automated methodology for handling various IP flows.Click here to read more … E-mail This Article Printer-Friendly Page
Contact Synopsys, Inc.

Fill out this form for contacting a Synopsys, Inc. representative. Your Name:

Be the first to comment on "Versatile FPGA IP Handing, Creation, and Packaging"

Leave a comment

Your email address will not be published.


*